



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Vignina 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | | |
|-----------------|--|----------------------|-------------------------|------------------|--|--|
| 09/773,523 | 02/02/2001 | Chun Chen | M4065.0390/P390 | 6271 | | |
| | 7590 07/01/2003 | | | | | |
| | DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP 2101 L STREET NW | | | EXAMINER | | |
| | ON, DC 20037-1526 | | BEREZNY, NEAL | | | |
| | | | ART UNIT | PAPER NUMBER | | |
| | | | 2823 | | | |
| | | | DATE MAILED: 07/01/2003 | | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | Application No. | A = 11 = - 4(-) | $ \sim$ |
|--|---|--|---|---------------|
| Office Action Summary | | | Applicant(s) | |
| | | 09/773,523 | CHEN, CHUN | |
| | Office Action Summary | Examiner | Art Unit | |
| | The MANUALO DATE (4) | Neal Berezny | 2823 | |
| Period fo | • • | | | ress |
| THE I - Exter after - If the - If NO - Failu - Any r | ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. sions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a repl period for reply is specified above, the maximum statutory period re to reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing of patent term adjustment. See 37 CFR 1.704(b). | 36(a). In no event, however, may a rep y within the statutory minimum of thirty (will apply and will expire SIX (6) MONTH | ly be timely filed 30) days will be considered timely. 15 from the mailing date of this com | nmunication. |
| 1)🖂 | Responsive to communication(s) filed on 21 / | May 2003 . | | |
| 2a) □ | | is action is non-final. | | |
| 3)□ | Since this application is in condition for allowa | | ers prosecution as to the | morite ie |
| , — | closed in accordance with the practice under on of Claims | Ex parte Quayle, 1935 C.D. | 11, 453 O.G. 213. | ments is |
| 4)⊠ | Claim(s) 1-7,9-14,16-22 and 24-50 is/are pend | ding in the application. | | |
| | 4a) Of the above claim(s) <u>25-50</u> is/are withdrav | vn from consideration. | | |
| 5) 🗌 | Claim(s) is/are allowed. | | | |
| 6)⊠ | Claim(s) <u>1-7,9-14,16-22 and 24</u> is/are rejected | | | |
| | Claim(s) is/are objected to. | | | |
| 8)[| Claim(s) are subject to restriction and/o | r election requirement | | |
| | on Papers | 4 | | |
| 9) 🔲 7 | he specification is objected to by the Examine | r. | | |
| 10)⊠ Т | he drawing(s) filed on <u>02 December 2002</u> is/ar | re: a)⊠ accepted or b)☐ obje | cted to by the Examiner. | |
| | Applicant may not request that any objection to the | | | |
| 11)⊠ T | he proposed drawing correction filed on <u>02 De</u> | | · · | the Examiner. |
| | If approved, corrected drawings are required in rep | | ,— ., | |
| 12) 🗌 T | he oath or declaration is objected to by the Ex | aminer. | | |
| Priority u | nder 35 U.S.C. §§ 119 and 120 | | | |
| 13) 🗌 . | Acknowledgment is made of a claim for foreign | priority under 35 U.S.C. § 1 | 19(a)-(d) or (f) | |
| | ☐ All b)☐ Some * c)☐ None of: | | (4) | |
| | 1. Certified copies of the priority documents | s have been received | | |
| : | 2. Certified copies of the priority documents | | lication No | |
| | 3. Copies of the certified copies of the prior application from the International Bur | ity documents have been re eau (PCT Rule 17.2(a)). | ceived in this National St | age |
| | ee the attached detailed Office action for a list of | | | |
| | cknowledgment is made of a claim for domestic | | | oplication). |
| a) 15)∏ A∈ | The translation of the foreign language pro- cknowledgment is made of a claim for domestic | visional application has beer | received. | |
| Attachment(| | o priority under 35 U.S.C. 99 | 120 anu/01 121. | |
| | of References Cited (PTO-892) | 4) Interview Sum | nmary (PTO 413) Panar Na(a) | |
| 2) Notice | of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO-1449) Paper No(s) | 5) Notice of Info | nmary (PTO-413) Paper No(s). rmal Patent Application (PTO-1 | |
| S. Patent and Trac TO-326 (Rev. | * • • • • | ion Summary | Part of Paper No. 12 | |

Art Unit: 2823

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whoie would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-7, 9-14, 16-22, and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen et al. (5,482,881) in combination with Gardner et al. (6,127,235). Chen teaches a method of forming a source region in a substrate, fig.3, el.300, fig.1, el.132 and 116, comprising forming a pair of gate structures which extend in a first direction over a substrate, el.700, altering the upper surface profile of said substrate to form alternating areas of higher substrate surface elevation and areas of lower substrate surface elevation along said first direction and between said pair of gate structures, fig.3, el.300, providing a first doped layer in said substrate between said gate structures, which has a profile which follows that of said upper surface profile and providing a second doped layer in said substrate between said gate structure, which is below said first doped layer and which has a profile which follows that of said first doped layer, fig.4d, el.130, wherein at least one of said areas of higher and lower substrate surface elevation is doped by said first doped layer to act as a source region of a transistor, fig.3, el.300, wherein said area of higher substrate surface elevation acts as a source region, fig.3, el.300, wherein said second doped layer is provided in said substrate before said first doped layer, col.6, In.55-63. Chen also teaches a method of

Application/Control Number: 09/773,523

Art Unit: 2823

forming a plurality of dopant pockets on a substrate, fig.1, el.130, 116, comprising forming a plurality of implantable regions on said substrate separated by field oxide regions, Fig.3, el.300, said implantable regions and field oxide regions extending in a first direction, forming a plurality of word lines located over said implantable regions and field oxide regions, el.700, said word lines extending in a second direction perpendicular to said first direction, selectively etching, col.6, In.55-60, and removing portions of said field oxide regions between two adjacent word lines to expose respective substrate regions, el.302, col.6, ln.16-22, forming source regions in said implantable regions, fig.4d, el.132, co.7, ln.1-5, implanting a dopant into said substrate through said respective substrate regions to form said dopant pockets beneath said source regions, el. 130, col.6, ln.55-63, wherein said dopant is a n-type dopant, col.6, ln.55-60, wherein each of said word lines is formed of a gate stack comprising a gate oxide, a floating gate, a dielectric formed over said floating gate, and a control gate formed over said dielectric, el.120, 122, 124, and 126, wherein said act of implanting said dopant is carried out with an implanting energy higher than implanting energy used to form said source regions, col.6, In.55-63, said act of implanting said dopant employs directing said dopant through said substrate region at an angle of substantially 90 degrees incidence to said substrate region, fig.6c, el.MDD1, wherein said act of implanting said dopant employs directing said dopant through said substrate region at angles different than substantially 90 degrees incidence to said substrate region, fig,8d, el.MMD1, wherein said act of implanting boron into said substrate is carried out after said act of removing said field oxide material, fig.3, el.302,130.

Application/Control Number: 09/773,523

Art Unit: 2823

- 3. Chen does not appear to specifically state that said act of implanting said dopant into said substrate is carried out after said act of forming said source regions, nor the use of a p-type dopant, such as Boron, nor employing a BF₂ dopant source, nor the use of a photoresist mask for both the source region and the dopant pocket implants. Chen does teach the use of a generic "first conductivity type", col.11, claim 4, thereby suggesting to one skilled in the art that Chen anticipated the use of both N-type and P-type dopants.
- Gardner et al. (6,127,235) teaches the source implant first and then the pocket 4. implant second, fig.1d and 1f, el.122 and 152, respectively, col.4, In.61-66, and col.5, In.20-27. Further, Gardner teaches the interchangeability of P-channel and N-channel device processes, clearly identifying the use of boron dopant, coi.8, In.13-16. It is well known in the art to use different dopant types to build both NMOS and PMOS devices by using both types of dopants, in order to build CMOS devices having lower power consumption. Further, it is well known in the art that Boron is commonly used as a Ptype dopant and that BF2 is a well-known dopant source. It would be obvious to one of ordinary skill in the art at the time of the invention to use boron and BF2 for a P-type dopant because of its compatibility with silicon crystal structure as a doped semiconductor. Finally, it would be obvious to one of ordinary skill in the art at the time of the invention to combine Gardner with Chen so as to modify Chen's order of implants from deep and then shallow to shallow and then deep. Both methods, as suggested in the prior art of Chen, fig.1, el.130, 132, and 114, and further elaborated in Gardner, are well known in the art to be equivalent processes. Recall that Chen improves the

Page 4

Application/Control Number: 09/773,523

Art Unit: 2823

process of the prior art of Chen by changing the order of the implants in order to eliminate an expensive masking step. The prior art of Chen recognizes that the order of implants has little impact on the overall process results or process costs and efficiencies, when using the conventional process of Chen's prior art and when building a single device type, ie. a peripheral transistor only. A skilled artisan, using the teachings of Gardner and Chen would be motivated to employ either sequence of implants in order to provide greater process latitude when building and designing a process for peripheral devices that are built coincident to other device structures that may require a shallow implant first so that a masking or etching step could be performed prior to the deep implant, thereby allowing the same implant to be performed on both devices reducing process steps and costs.

5. Although, Chen does not teach using the same resist mask for both the source region and dopant pocket implants, it would have been obvious to one of ordinary skill in the art at the time of the invention to use the prior art of Chen with the Chen invention to anticipate applicant's claimed invention. Recall that Chen's invention improves the prior art process of Chen by building a memory transistor and the peripheral transistor from two separate processes to a single more efficient process. The reason that Chen removes the resist after the DDI implant and before the MDD implant is to that the peripheral devices could also be built without additional masking and processing steps. It would be obvious to an ordinary artisan, using the teachings of Chen and Gardner, to build a single device type by using the same resist mask for both implant steps, so as to reduce damage to the oxide layers caused by implanted ions creating the "knock on"

Page 5

Page 6

Art Unit: 2823

phenomena resulting in increased leakage currents into the substrate, thus requiring more frequent refresh times and increased power consumption.

Response to Arguments

6. Applicant's arguments with respect to claims 1-7, 9-14, 16-22, and 24 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Neal Berezny whose telephone number is (703) 305-1481. The examiner can normally be reached on M-F 9:00 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (703) 306-2794. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7724 for regular communications and (703) 308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

NB

June 25, 2003

Cite Circulum Supervicing Policies (Supervicing) Technology Center 2000